<
From version < 19.3 >
edited by Xiaoling
on 2022/05/23 08:55
To version < 19.2 >
edited by Xiaoling
on 2022/05/23 08:53
>
Change comment: There is no comment for this version

Summary

Details

Page properties
Content
... ... @@ -41,17 +41,21 @@
41 41  **Hardware System:**
42 42  
43 43  * STM32L072CZT6 MCU
44 -* SX1276/78 Wireless Chip
44 +* SX1276/78 Wireless Chip 
45 45  * Power Consumption (exclude RS485 device):
46 -** Idle: 32mA@12v
46 +** Idle: 6uA@3.3v
47 47  
48 48  *
49 -** 20dB Transmit: 65mA@12v
49 +** 20dB Transmit: 130mA@3.3v
50 50  
51 51  **Interface for Model:**
52 52  
53 -* RS485
54 -* Power Input 7~~ 24V DC.
53 +* 1 x RS485 Interface
54 +* 1 x TTL Serial , 3.3v or 5v.
55 +* 1 x I2C Interface, 3.3v or 5v.
56 +* 1 x one wire interface
57 +* 1 x Interrupt Interface
58 +* 1 x Controllable 5V output, max
55 55  
56 56  **LoRa Spec:**
57 57  
... ... @@ -60,19 +60,16 @@
60 60  ** Band 2 (LF): 410 ~~ 528 Mhz
61 61  * 168 dB maximum link budget.
62 62  * +20 dBm - 100 mW constant RF output vs.
63 -* +14 dBm high efficiency PA.
64 64  * Programmable bit rate up to 300 kbps.
65 65  * High sensitivity: down to -148 dBm.
66 66  * Bullet-proof front end: IIP3 = -12.5 dBm.
67 67  * Excellent blocking immunity.
68 -* Low RX current of 10.3 mA, 200 nA register retention.
69 69  * Fully integrated synthesizer with a resolution of 61 Hz.
70 -* FSK, GFSK, MSK, GMSK, LoRaTM and OOK modulation.
72 +* LoRa modulation.
71 71  * Built-in bit synchronizer for clock recovery.
72 72  * Preamble detection.
73 73  * 127 dB Dynamic Range RSSI.
74 -* Automatic RF Sense and CAD with ultra-fast AFC.
75 -* Packet engine up to 256 bytes with CRC.
76 +* Automatic RF Sense and CAD with ultra-fast AFC. ​​​
76 76  
77 77  == 1.3 Features ==
78 78  
Copyright ©2010-2024 Dragino Technology Co., LTD. All rights reserved
Dragino Wiki v2.0