<
From version < 19.2 >
edited by Xiaoling
on 2022/05/23 08:53
To version < 19.3 >
edited by Xiaoling
on 2022/05/23 08:55
>
Change comment: There is no comment for this version

Summary

Details

Page properties
Content
... ... @@ -41,21 +41,17 @@
41 41  **Hardware System:**
42 42  
43 43  * STM32L072CZT6 MCU
44 -* SX1276/78 Wireless Chip 
44 +* SX1276/78 Wireless Chip
45 45  * Power Consumption (exclude RS485 device):
46 -** Idle: 6uA@3.3v
46 +** Idle: 32mA@12v
47 47  
48 48  *
49 -** 20dB Transmit: 130mA@3.3v
49 +** 20dB Transmit: 65mA@12v
50 50  
51 51  **Interface for Model:**
52 52  
53 -* 1 x RS485 Interface
54 -* 1 x TTL Serial , 3.3v or 5v.
55 -* 1 x I2C Interface, 3.3v or 5v.
56 -* 1 x one wire interface
57 -* 1 x Interrupt Interface
58 -* 1 x Controllable 5V output, max
53 +* RS485
54 +* Power Input 7~~ 24V DC.
59 59  
60 60  **LoRa Spec:**
61 61  
... ... @@ -64,16 +64,19 @@
64 64  ** Band 2 (LF): 410 ~~ 528 Mhz
65 65  * 168 dB maximum link budget.
66 66  * +20 dBm - 100 mW constant RF output vs.
63 +* +14 dBm high efficiency PA.
67 67  * Programmable bit rate up to 300 kbps.
68 68  * High sensitivity: down to -148 dBm.
69 69  * Bullet-proof front end: IIP3 = -12.5 dBm.
70 70  * Excellent blocking immunity.
68 +* Low RX current of 10.3 mA, 200 nA register retention.
71 71  * Fully integrated synthesizer with a resolution of 61 Hz.
72 -* LoRa modulation.
70 +* FSK, GFSK, MSK, GMSK, LoRaTM and OOK modulation.
73 73  * Built-in bit synchronizer for clock recovery.
74 74  * Preamble detection.
75 75  * 127 dB Dynamic Range RSSI.
76 -* Automatic RF Sense and CAD with ultra-fast AFC. ​​​
74 +* Automatic RF Sense and CAD with ultra-fast AFC.
75 +* Packet engine up to 256 bytes with CRC.
77 77  
78 78  == 1.3 Features ==
79 79  
Copyright ©2010-2024 Dragino Technology Co., LTD. All rights reserved
Dragino Wiki v2.0