<
From version < 98.6 >
edited by Xiaoling
on 2024/10/21 09:24
To version < 98.3 >
edited by Xiaoling
on 2024/10/21 09:05
>
Change comment: There is no comment for this version

Summary

Details

Page properties
Content
... ... @@ -641,7 +641,9 @@
641 641  **4bytes**
642 642  )))
643 643  
644 -
644 +(((
645 +
646 +)))
645 645  )))|(% style="background-color:#f2f2f2; width:150px" %)**1byte**
646 646  |(% style="background-color:#f2f2f2; width:70px" %)31|(% style="background-color:#f2f2f2; width:140px" %)Timestamp start|(% style="background-color:#f2f2f2; width:140px" %)Timestamp end|(% style="background-color:#f2f2f2; width:150px" %)Uplink Interval
647 647  
... ... @@ -670,7 +670,7 @@
670 670  [[http:~~/~~/wiki.dragino.com/xwiki/bin/view/Main/End%20Device%20Frequency%20Band/a>>http://wiki.dragino.com/xwiki/bin/view/Main/End%20Device%20Frequency%20Band/]]
671 671  
672 672  
673 -== 2.8 Report on Change Feature (Since firmware V1.1.2) ==
675 +== 2.8 Report on Change Feature (Since firmware V1.1.2 ==
674 674  
675 675  
676 676  === 2.8.1 Uplink payload(Enable ROC) ===
... ... @@ -680,18 +680,20 @@
680 680  
681 681  With ROC enabled, the payload is as follows:
682 682  
683 -(% border="1" cellspacing="3" style="background-color:#f2f2f2; width:510px" %)
685 +(% border="1" cellspacing="4" style="background-color:#f2f2f2; width:510px" %)
684 684  |(% style="background-color:#4f81bd; color:white; width:97px" %)(((
685 685  **Size(bytes)**
686 686  )))|(% style="background-color:#4f81bd; color:white; width:48px" %)**2**|(% style="background-color:#4f81bd; color:white; width:71px" %)**2**|(% style="background-color:#4f81bd; color:white; width:98px" %)**2**|(% style="background-color:#4f81bd; color:white; width:73px" %)**2**|(% style="background-color:#4f81bd; color:white; width:122px" %)**1**
687 687  |(% style="width:97px" %)Value|(% style="width:48px" %)[[BAT>>||anchor="H2.3.3BatteryInfo"]]|(% style="width:71px" %)[[Probe Model>>||anchor="H2.3.4ProbeModel"]]|(% style="width:98px" %)[[0 ~~~~ 20mA value>>||anchor="H2.3.507E20mAvalue28IDC_IN29"]]|(% style="width:73px" %)[[0 ~~~~ 30v value>>||anchor="H2.3.607E30Vvalue28pinVDC_IN29"]]|(% style="width:122px" %)(((
688 -[[IN1 &IN2 Interrupt  flag>>||anchor="H2.3.7IN126IN226INTpin"]] & ROC_flag
690 +[[IN1 &IN2 Interrupt  flag>>||anchor="H2.3.7IN126IN226INTpin"]]
691 +
692 +& **ROC_flag**
689 689  )))
690 690  
691 691  (% style="color:blue" %)**IN1 &IN2 , Interrupt  flag , ROC_flag:**
692 692  
693 -(% border="1" cellspacing="3" style="background-color:#f2f2f2; width:515px" %)
694 -|(% style="background-color:#4f81bd; color:white; width:50px" %)**Size(bit)**|(% style="background-color:#4f81bd; color:white; width:60px" %)**bit7**|(% style="background-color:#4f81bd; color:white; width:62px" %)**bit6**|(% style="background-color:#4f81bd; color:white; width:62px" %)**bit5**|(% style="background-color:#4f81bd; color:white; width:65px" %)**bit4**|(% style="background-color:#4f81bd; color:white; width:56px" %)**bit3**|(% style="background-color:#4f81bd; color:white; width:55px" %)**bit2**|(% style="background-color:#4f81bd; color:white; width:55px" %)**bit1**|(% style="background-color:#4f81bd; color:white; width:50px" %)**bit0**
697 +(% border="1" cellspacing="4" style="background-color:#f2f2f2; width:510px" %)
698 +|(% style="background-color:#4f81bd; color:white; width:55px" %)**Size(bit)**|(% style="background-color:#4f81bd; color:white; width:65px" %)**bit7**|(% style="background-color:#4f81bd; color:white; width:46.5834px" %)**bit6**|(% style="background-color:#4f81bd; color:white; width:1px" %)**bit5**|(% style="background-color:#4f81bd; color:white; width:65px" %)**bit4**|(% style="background-color:#4f81bd; color:white; width:65px" %)**bit3**|(% style="background-color:#4f81bd; color:white; width:105px" %)**bit2**|(% style="background-color:#4f81bd; color:white; width:105px" %)**bit1**|(% style="background-color:#4f81bd; color:white; width:105px" %)**bit0**
695 695  |(% style="width:75px" %)Value|(% style="width:89px" %)IDC_Roc_flagL|(% style="width:46.5834px" %)IDC_Roc_flagH|(% style="width:1px" %)VDC_Roc_flagL|(% style="width:89px" %)VDC_Roc_flagH|(% style="width:89px" %)IN1_pin_level|(% style="width:103px" %)IN2_pin_level|(% style="width:103px" %)Exti_pin_level|(% style="width:103px" %)Exti_status
696 696  
697 697  * (% style="color:#037691" %)**IDC_Roc_flagL**
... ... @@ -749,7 +749,7 @@
749 749  (% style="color:blue" %)**AT Command: AT+ROC**
750 750  
751 751  (% border="1" cellspacing="4" style="background-color:#f2f2f2; width:510px" %)
752 -|=(% style="width: 143px; background-color: rgb(79, 129, 189); color: white;" %)**Command Example**|=(% style="width: 197px; background-color: rgb(79, 129, 189); color: white;" %)**Parameters**|=(% style="width: 170px; background-color: rgb(79, 129, 189); color: white;" %)**Response/Explanation**
756 +|=(% style="width: 143px; background-color: rgb(79, 129, 189); color: white;" %)**Command Example**|=(% style="width: 197px; background-color: rgb(79, 129, 189); color: white;" %)**Parameters**|=(% style="width: 168px; background-color: rgb(79, 129, 189); color: white;" %)**Response/Explanation**
753 753  |(% style="width:143px" %)AT+ROC=?|(% style="width:197px" %)Show current ROC setting|(% style="width:168px" %)(((
754 754  0,0,0,0(default)
755 755  
Copyright ©2010-2024 Dragino Technology Co., LTD. All rights reserved
Dragino Wiki v2.0