<
From version < 110.2 >
edited by Xiaoling
on 2022/12/23 08:41
To version < 111.2 >
edited by Xiaoling
on 2023/01/29 11:26
>
Change comment: There is no comment for this version

Summary

Details

Page properties
Content
... ... @@ -654,7 +654,6 @@
654 654  AT+ DTRI =1,0   (Enable DI1 trigger / disable DI2 trigger)
655 655  
656 656  
657 -
658 658  (% style="color:#037691" %)**Downlink Command to set Trigger Condition:**
659 659  
660 660  Type Code: 0xAA. Downlink command same as AT Command **AT+AVLIM, AT+ACLIM**
... ... @@ -715,7 +715,6 @@
715 715  10000000: Means this packet is trigger by AC1_LOW. Means voltage too low.
716 716  
717 717  
718 -
719 719  (% style="color:#4f81bd" %)**TRI_DI FLAG+STA **(%%)is a combination to show which condition is trigger. Totally 1byte as below
720 720  
721 721  [[image:image-20220524090456-4.png]]
... ... @@ -729,7 +729,6 @@
729 729  00000101: Means both DI1 and DI2 trigger are enabled.
730 730  
731 731  
732 -
733 733  (% style="color:#4f81bd" %)**Enable/Disable MOD6 **(%%): 0x01: MOD6 is enable. 0x00: MOD6 is disable.
734 734  
735 735  Downlink command to poll MOD6 status:
... ... @@ -1066,8 +1066,9 @@
1066 1066  
1067 1067   Latching time. Unit: ms
1068 1068  
1069 -Note:
1070 1070  
1067 +(% style="color:red" %)**Note: **
1068 +
1071 1071   Since Firmware v1.6.0, the latch time support 4 bytes and 2 bytes
1072 1072  
1073 1073   Before Firmwre v1.6.0 the latch time only suport 2 bytes.
... ... @@ -1096,7 +1096,7 @@
1096 1096  
1097 1097  
1098 1098  
1099 -==== 3.4.2.14 Relay ~-~- Control Relay Output RO1/RO2 ====
1097 +==== 3.4.2. 14 Relay ~-~- Control Relay Output RO1/RO2 ====
1100 1100  
1101 1101  
1102 1102  * (% style="color:#037691" %)**AT Command:**
... ... @@ -1156,8 +1156,9 @@
1156 1156  
1157 1157  (% style="color:#4f81bd" %)**Fourth/Fifth/Sixth/Seventh Bytes(cc)**(%%): Latching time. Unit: ms
1158 1158  
1159 -Note:
1160 1160  
1158 +(% style="color:red" %)**Note:**
1159 +
1161 1161   Since Firmware v1.6.0, the latch time support 4 bytes and 2 bytes
1162 1162  
1163 1163   Before Firmwre v1.6.0 the latch time only suport 2 bytes.
... ... @@ -1168,7 +1168,7 @@
1168 1168  
1169 1169  **Example payload:**
1170 1170  
1171 -**~1. 05 01 11 07 D**
1170 +**~1. 05 01 11 07 D0**
1172 1172  
1173 1173  Relay1 and Relay 2 will be set to NC , last 2 seconds, then change back to original state.
1174 1174  
... ... @@ -2211,5 +2211,4 @@
2211 2211  * [[Datasheet, Document Base>>https://www.dropbox.com/sh/gxxmgks42tqfr3a/AACEdsj_mqzeoTOXARRlwYZ2a?dl=0]]
2212 2212  * [[Hardware Source>>url:https://github.com/dragino/Lora/tree/master/LT/LT-33222-L/v1.0]]
2213 2213  
2214 -
2215 2215  
Copyright ©2010-2024 Dragino Technology Co., LTD. All rights reserved
Dragino Wiki v2.0