<
From version < 19.4 >
edited by Xiaoling
on 2022/11/15 09:14
To version < 24.1 >
edited by Edwin Chen
on 2022/11/16 15:38
>
Change comment: There is no comment for this version

Summary

Details

Page properties
Author
... ... @@ -1,1 +1,1 @@
1 -XWiki.Xiaoling
1 +XWiki.Edwin
Content
... ... @@ -14,10 +14,11 @@
14 14  )))
15 15  
16 16  (((
17 -[[Point to Point Software for LT-22222-L>>https://github.com/dragino/LT-22222-L]].
17 + [[LT22222-L_PingPong_Software>>https://github.com/dragino/LT-22222-L]]
18 +
19 +
18 18  )))
19 19  
20 -
21 21  = 2. Features for this firmware =
22 22  
23 23  == 2.1  Point To Point ==
... ... @@ -43,8 +43,6 @@
43 43  |(% style="width:179px" %)AT+DI2TODO2=2 |(% style="width:177px" %)AT+DI2TODO2=2
44 44  |(% style="width:179px" %)AT+DI2TORO2=2|(% style="width:177px" %)AT+DI2TORO2=2
45 45  
46 -
47 -
48 48  === 2.2.3 Serial port display ===
49 49  
50 50  
... ... @@ -404,7 +404,7 @@
404 404  
405 405  **Command:**
406 406  
407 -**AT+TRIG2=2,50,60**  Once there is falling edge or rising edge on DI2 of LT1, LT1 will transmit trigger to LT2 and LT2 can sync the status of RO/DO.
406 +**AT+TRIG2=2,50,60**  Once there is falling edge or rising edge on DI2 of LT1, LT1 will transmit trigger to LT2 and LT2 can sync the status of RO/DO. After power off, power on, LT1 will send trigger without falling/rising edge, so the DI changes during power off will be sync as well.
408 408  
409 409  
410 410  === 2.3.2 RO/DO is configured in the receiver LT (LT2)(Since firmware 1.3) ===
... ... @@ -483,7 +483,9 @@
483 483  
484 484  When DI2 is enabled as sleep pin, a falling trigger (with 500ms pulse) will set LT into sleep mode. A raising trigger will wake up it again.
485 485  
485 +In sleep mode, DORO will keep its initial state if AT+DOROSAVE=2, otherwise DORO will be in OFF state
486 486  
487 +
487 487  == 2.4 Data Format ==
488 488  
489 489  
... ... @@ -492,7 +492,7 @@
492 492  )))
493 493  
494 494  (((
495 -(% style="color:blue" %)**Payload:**
496 +(% style="color:blue" %)**Payload:Payload triggered by TDC or DI**
496 496  )))
497 497  
498 498  (% border="1" style="background-color:#f7faff; color:black; width:825px" %)
... ... @@ -623,8 +623,8 @@
623 623  ACK
624 624  )))|(% style="width:85px" %)(((
625 625  (((
626 -DO1&
627 -DO1 level
627 +DOI1&
628 +DOI2 level
628 628  )))
629 629  )))|(% style="width:90px" %)(((
630 630  DI1TODO1
... ... @@ -655,7 +655,7 @@
655 655  
656 656  (((
657 657  (((
658 -(% style="color:#037691" %)**The fourth byte**(%%)**:**  the high four bits are 1 to represent DO1, and the low four bits are the level of DO1 when the interrupt is triggered.
659 +(% style="color:#037691" %)**The fourth byte**(%%)**:**  the high four bits are 1 to represent DOI1, and the low four bits are the level of DOI2 when the interrupt is triggered.
659 659  )))
660 660  )))
661 661  
Copyright ©2010-2024 Dragino Technology Co., LTD. All rights reserved
Dragino Wiki v2.0